

M5M418165BJ, TP-6,-7,-8,-6S,-7S,-8S

HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M418165BXX-6,6S	60	15	30	15	110	650
M5M418165BXX-7,7S	70	20	35	20	130	750
M5M418165BXX-8,8S	80	20	40	20	150	650

XX=J,TP


- Standard 42 pin SOJ, 50 pin TSOP
- Single 5.5V $\pm 10\%$ supply
- Low stand-by power dissipation
5.5mW (Max) CMOS Input level
- Low operating power dissipation
M5M418165Bxx-6,6S 940.0mW (Max)
M5M418165Bxx-7,7S 830.0mW (Max)
M5M418165Bxx-8,8S 720.0mW (Max)
- Hyper-page mode, Read-modify-write, RAS-only refresh
CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance
All inputs, output TTL compatible and low capacitance
- 1024 refresh cycles every 16.4ms (A0 ~A8)

APPLICATION


Main memory unit for computers, Microcomputer memory,
Refresh memory for CRT

PIN DESCRIPTION

Pin Name	Function
A0-A8	Address Inputs
DQ1-DQ16	Data Inputs / Outputs
RAS	Row Address Strobe Input
UCAS	Upper Bit Control Column Address Strobe Input
LCAS	Lower Bit Control Column Address Strobe Input
W	Write Control Input
OE	Output Enable Input
Vcc	Power Supply (+5.0V)
Vss	Ground (0V)

PIN CONFIGURATION (TOP VIEW)

Outline 42P0K (400mil SOJ)



Outline 50P3W-L (400mil TSOP Normal Bend)

M5M418165BJ, TP-6,-7,-8,-6S,-7S,-8S

HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

FUNCTION


The M5M418165BJ, TP provide, in addition to normal read, write, and read-modify-write operations,

a number of other functions, e.g., hyper page mode, RAS only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output	
	RAS	LCAS	UCAS	W	OE	DQ1-DQ8	DQ9-DQ16
Lower byte Read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte Read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word Read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower Byte Write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper Byte Write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
RAS-only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
CAS before RAS refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Standby	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open

BLOCK DIAGRAM

M5M418165BJ,TP-6,-7,-8,-6S,-7S,-8S

HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to Vss	-1~7	V
VI	Input voltage		-1~7	V
VO	Output voltage		-1~7	V
IO	Output current		50	mA
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		0~70	°C
Tstg	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (Ta=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	4.5	5.0	5.5	V
Vss	Supply voltage	0	0	0	V
ViH	High-level input voltage, all inputs	2.4		6.0	V
ViL	Low-level input voltage, all inputs	-1		0.8	V

Note 1 : All voltage values are with respect to Vss

ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5.0V ±10%, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
VOH	High-level output voltage	IoL=5.0mA	2.4		Vcc	V	
VOL	Low-level output voltage	IoL=4.2mA	0		0.4	V	
Ioz	Off-state output current	Q floating 0V ≤ Vout ≤ 5.5V	-5		5	μA	
II	Input current	0V ≤ Vin ≤ 6V, Other inputs pins=0V	-5		5	μA	
Icc1 (AV)	Average supply current from Vcc operating (Note 3,4,5)	M5M418165B-6,6S	RAS, CAS cycling tac=twc=min. output open		170	mA	
		M5M418165B-7,7S			150		
		M5M418165B-8,8S			130		
Icc2	Supply current from Vcc , stand-by (Note 6)	RAS= CAS =ViH, output open			2	mA	
		RAS= CAS ≥ Vcc -0.2 V			1		
Icc3 (AV)	Average supply current from Vcc refreshing (Note 3,5)	M5M418165B-6,6S	RAS cycling, CAS= ViH tac=min. output open		170	mA	
		M5M418165B-7,7S			150		
		M5M418165B-8,8S			130		
Icc4(AV)	Average supply current from Vcc Hyper-Page-Mode (Note 3,4,5)	M5M418165B-6,6S	RAS=ViL, CAS cycling tac=min. output open		135	mA	
		M5M418165B-7,7S			115		
		M5M418165B-8,8S			95		
Icc5(AV)	Average supply current from Vcc CAS before RAS refresh mode (Note 3)	M5M418165B-6,6S	CAS before RAS refresh cycling tac=min. output open		170	mA	
		M5M418165B-7,7S			150		
		M5M418165B-8,8S			130		

Note 2: Current flowing into an IC is positive, out is negative.

3: Icc1 (AV), Icc3 (AV) and Icc4 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: Icc1 (AV) and Icc4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS=ViL and LCAS/UCAS=ViH .



M5M418165BJ,TP-6,-7,-8,-6S,-7S,-8S

HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

CAPACITANCE ($T_a=0 \sim 70^\circ C$, $V_{cc}=5.0V \pm 10\%$, $V_{ss}=0V$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_{l(A)}$	Input capacitance, address inputs	$V_l=V_{ss}$ $f=1MHz$ $V_l=25mVrms$			5	pF
$C_{l(\bar{OE})}$	Input capacitance, \bar{OE} input				7	pF
$C_{l(W)}$	Input capacitance, write control input				7	pF
$C_{l(RAS)}$	Input capacitance, RAS input				7	pF
$C_{l(CAS)}$	Input capacitance, CAS input				7	pF
$C_{l/o}$	Input/Output capacitance, data ports				8	pF

SWITCHING CHARACTERISTICS ($T_a=0 \sim 70^\circ C$, $V_{cc} = 5V \pm 10\%$, $V_{ss}=0V$, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits						Unit	
		M5M418165B-6,6S		M5M418165B-7,7S		M5M418165B-8,8S			
		Min	Max	Min	Max	Min	Max		
tCAC	Access time from CAS (Note 7,8)		15		20		20	ns	
tRAC	Access time from RAS (Note 7,9)		60		70		80	ns	
tAA	Column address access time (Note 7,10)		30		35		40	ns	
tCPA	Access time from CAS precharge (Note 7,11)		35		40		45	ns	
tOEa	Access time from OE (Note 7)		15		20		20	ns	
tOHC	Output hold time from CAS	5		5		5		ns	
tOHR	Output hold time from RAS (Note 13)	5		5		5		ns	
tCLZ	Output low impedance time from CAS low (Note 7)	5		5		5		ns	
tOEZ	Output disable time after OE high (Note 12)		15		20		20	ns	
tWEZ	Output disable time after WE high (Note 12)		15		20		20	ns	
tOFF	Output disable time after CAS high (Note 12,13)		15		20		20	ns	
tREZ	Output disable time after RAS high (Note 12,13)		15		20		20	ns	

Note 6: An initial pause of $500 \mu s$ is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 64 ms) of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to $V_{OH}=2.4V(I_{OH}=-5mA)$ / $V_{OL}=0.4V(I_{OL}=-4.2mA)$ load $100pF$.

8: Assumes that $t_{RCD} \geq t_{RCD(max)}$ and $t_{ASC} \geq t_{ASC(max)}$ and $t_{CP} \geq t_{CP(max)}$.

9: Assumes that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} exceeds the value shown.

10: Assumes that $t_{RAD} \geq t_{RAD(max)}$ and $t_{ASC} \leq t_{ASC(max)}$.

11: Assumes that $t_{CP} \leq t_{CP(max)}$ and $t_{ASC} \geq t_{ASC(max)}$.

12: $t_{OEZ(max)}, t_{WEZ(max)}, t_{OFF(max)}$ and $t_{REZ(max)}$ defines the time at which the output achieves the high impedance state ($|I_{out}| \leq 1 \pm 10 \mu A$) and is not reference to $V_{OH(min)}$ or $V_{OL(max)}$.

13: Output is disabled after both RAS and CAS go to high.