

M5M418165BJ, TP-6, -7, -8, -6S, -7S, -8S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 1048576-word by 16-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer aluminum process combined with triple-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

FEATURES

Type name	RAS access time (max.na)	CAS access time (max.na)	Address access time (max.na)	OE access time (max.na)	Cycle time (min.na)	Power dissipation (typ.mW)
M5M418165BXX-6,6S	60	15	30	15	110	650
M5M418165BXX-7,7S	70	20	35	20	130	750
M5M418165BXX-8,8S	80	20	40	20	150	650

XX=J,TP

- Standard 42 pin SOJ, 50 pin TSOP
- Single 5.5V $\pm 10\%$ supply
- Low stand-by power dissipation
5.5mW (Max) CMOS input level
- Low operating power dissipation
M5M418165Bxx- 6,6S 940.0mW (Max)
M5M418165Bxx- 7,7S 830.0mW (Max)
M5M418165Bxx- 8,8S 720.0mW (Max)
- Hyper-page mode, Read-modify-write, RAS-only refresh
CAS before RAS refresh, Hidden refresh capabilities
- Early-write mode and OE to control output buffer impedance
All inputs, output TTL compatible and low capacitance
- 1024 refresh cycles every 16.4ms (A₀ ~ A₉)


APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Inputs
DQ ₁ -DQ ₁₆	Data Inputs / Outputs
RAS	Row Address Strobe Input
UCAS	Upper Bite Control Column Address Strobe Input
LCAS	Lower Bite Control Column Address Strobe Input
W	Write Control Input
OE	Output Enable Input
Vcc	Power Supply (+5.0V)
Vss	Ground (0V)

PIN CONFIGURATION (TOP VIEW)



Outline 42P0K (400mil SOJ)



Outline 50P3W-L (400mil TSOP Normal Bend)

M5M418165BJ, TP-6, -7, -8, -6S, -7S, -8S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

FUNCTION


The M5M418165BJ, TP provide, in addition to normal read, write, and read-modify-write operations,

a number of other functions, e.g., hyper page mode, RAS only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs					Input/Output	
	RAS	LCAS	UCAS	W	OE	DQ1-DQ8	DQ9-DQ16
Lower byte Read	ACT	ACT	NAC	NAC	ACT	DOUT	OPN
Upper byte Read	ACT	NAC	ACT	NAC	ACT	OPN	DOUT
Word Read	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
Lower Byte Write	ACT	ACT	NAC	ACT	NAC	DIN	DNC
Upper Byte Write	ACT	NAC	ACT	ACT	NAC	DNC	DIN
Word write	ACT	ACT	ACT	ACT	NAC	DIN	DIN
RAS-only refresh	ACT	NAC	NAC	DNC	DNC	OPN	OPN
Hidden refresh	ACT	ACT	ACT	NAC	ACT	DOUT	DOUT
CAS before RAS refresh	ACT	ACT	ACT	DNC	DNC	OPN	OPN
Standby	NAC	DNC	DNC	DNC	DNC	OPN	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open



M5M418165BJ, TP-6, -7, -8, -6S, -7S, -8S

HYPER PAGE MODE 16777216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to V _{ss}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a =25°C	1000	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a=0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{cc}	Supply voltage	4.5	5.0	5.5	V
V _{as}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.0	V
V _{IL}	Low-level input voltage, all inputs	-1		0.8	V

Note 1 : All voltage values are with respect to V_{ss}

ELECTRICAL CHARACTERISTICS (T_a=0~70°C, V_{cc}=5.0V ± 10%, V_{ss}=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} =-5.0mA	2.4		V _{cc}	V
V _{OL}	Low-level output voltage	I _{OL} =4.2mA	0		0.4	V
I _{oz}	Off-state output current	Q floating 0V ≤ V _{out} ≤ 5.5V	-5		5	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6V, Other inputs pins=0V	-5		5	μA
I _{cc1} (AV)	Average supply current from V _{cc} operating (Note 3,4,5)	M5M418165B-6,6S	RAS, CAS cycling t _{nc} =t _{wc} =min. output open		170	mA
		M5M418165B-7,7S			150	
		M5M418165B-8,8S			130	
I _{cc2}	Supply current from V _{cc} , stand-by (Note 6)	RAS= CAS = V _{IH} output open		2	mA	
		RAS= CAS ≥ V _{cc} -0.2 V		1		
I _{cc3} (AV)	Average supply current from V _{cc} refreshing (Note 3,5)	M5M418165B-6,6S	RAS cycling, CAS= V _{IH} t _{nc} =min. output open		170	mA
		M5M418165B-7,7S			150	
		M5M418165B-8,8S			130	
I _{cc4} (AV)	Average supply current from V _{cc} Hyper-Page-Mode (Note 3,4,5)	M5M418165B-6,6S	RAS=V _{IL} , CAS cycling		135	mA
		M5M418165B-7,7S	t _{nc} =min. output open		115	
		M5M418165B-8,8S			95	
I _{cc6} (AV)	Average supply current from V _{cc} CAS before RAS refresh mode (Note 3)	M5M418165B-6,6S	CAS before RAS refresh cycling		170	mA
		M5M418165B-7,7S	t _{nc} =min. output open		150	
		M5M418165B-8,8S			130	

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{cc1} (AV), I_{cc3} (AV) and I_{cc4} (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: I_{cc1} (AV) and I_{cc4} (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS=V_{IL} and LCAS/UCAS=V_{IH}.

M5M418165BJ, TP-6, -7, -8, -6S, -7S, -8S

HYPER PAGE MODE 1677216-BIT (1048576-WORD BY 16-BIT) DYNAMIC RAM

CAPACITANCE (Ta=0 ~ 70°C, Vcc=5.0V ±10%, Vss=0V, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min	Typ	Max	
C _{i(A)}	Input capacitance, address inputs	M5M418165BJ, TP	V _i =V _{ss} f=1MHz V _i =25mVrms			5	pF
C _{i(OE)}	Input capacitance, OE Input					7	pF
C _{i(W)}	Input capacitance, write control Input					7	pF
C _{i(RAS)}	Input capacitance, RAS Input					7	pF
C _{i(CAS)}	Input capacitance, CAS Input					7	pF
C _{i/o}	Input/Output capacitance, data ports					8	pF

SWITCHING CHARACTERISTICS (Ta=0 ~ 70°C, Vcc = 5V ± 10%, Vss=0V, unless otherwise noted, see notes 6,14,15)

Symbol	Parameter	Limits						Unit
		M5M418165B-6,6S		M5M418165B-7,7S		M5M418165B-8,8S		
		Min	Max	Min	Max	Min	Max	
t _{CAC}	Access time from CAS (Note 7,8)		15		20		20	ns
t _{RAC}	Access time from RAS (Note 7,9)		60		70		80	ns
t _{AA}	Column address access time (Note 7,10)		30		35		40	ns
t _{CPA}	Access time from CAS precharge (Note 7,11)		35		40		45	ns
t _{OEa}	Access time from OE (Note 7)		15		20		20	ns
t _{OHc}	Output hold time from CAS	5		5		5		ns
t _{OHr}	Output hold time from RAS (Note 13)	5		5		5		ns
t _{CLZ}	Output low impedance time from CAS low (Note 7)	5		5		5		ns
t _{OEZ}	Output disable time after OE high (Note 12)		15		20		20	ns
t _{WEZ}	Output disable time after WE high (Note 12)		15		20		20	ns
t _{OFF}	Output disable time after CAS high (Note 12,13)		15		20		20	ns
t _{REZ}	Output disable time after RAS high (Note 12,13)		15		20		20	ns

Note 6: An initial pause of 500 μs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS clock such as RAS-Only refresh).

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 64 ms) of RAS inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to VOH=2.4V(I_{OH}=-5mA) / VOL=0.4V(I_{OL}=-4.2mA) load 100pF.

8: Assumes that t_{RCD} ≥ t_{RCD(max)} and t_{ASC} ≥ t_{ASC(max)} and t_{CP} ≥ t_{CP(max)}.

9: Assumes that t_{RCD} ≤ t_{RCD(max)} and t_{RAD} ≤ t_{RAD(max)}. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} exceeds the value shown.

10: Assumes that t_{RAD} ≥ t_{RAD(max)} and t_{ASC} ≤ t_{ASC(max)}.

11: Assumes that t_{CP} ≤ t_{CP(max)} and t_{ASC} ≥ t_{ASC(max)}.

12: t_{OEZ(max)}, t_{WEZ(max)}, t_{OFF(max)} and t_{REZ(max)} defines the time at which the output achieves the high impedance state (I_{out} ≤ ±10 μA) and is not reference to VOH(min) or VOL(max).

13: Output is disabled after both RAS and CAS go to high.